ASIC Design Engineer 吉隆坡 全职 芯片板块 职位描述 ResponsibilitiesISP Module RTL DesignDesign and implement RTL for one or more blocks in the ISP pipeline (RAW / RGB / YUV domain, 3A statistics, geometric / scaling, etc.) under the
Senior Staff ASIC Design Engineer 吉隆坡 全职 芯片板块 职位描述 ResponsibilitiesISP Module / Sub-System OwnershipOwn the micro-architecture and RTL of key ISP blocks or sub-systems end-to-end, from spec definition through tape-out and mass production.Architecture & PPA LeadershipDrive pipeline-level
Job Details: Job Description: As an EDA Tools Hardware Engineer, you will play a pivotal role in advancing design automation and methodologies at Intel. Your contributions will directly impact cutting-edge semiconductor design, power and performance optimization,
Job Details: Job Description: We are seeking an Entry Level Analog Layout Engineer for a time bound assignment to support analog and mixed signal IP development. The engineer will work as an individual contributor, under the
Job Details: Job Description: The DFT Architect at Altera is a senior technical authority responsible for defining, driving, and governing next‑generation DFT architecture across Altera’s most advanced FPGA, SoC, and multi‑die silicon platforms. This role sits
Job Details: Job Description: Join us as a CPU DFD (Design-For-Debug) Validation Engineer and play a pivotal role in shaping the future of next generation of Intel CPU. In this role, you will ensure the reliability
Job Details: Job Description: As a CPU HVM Functional-Test Verification Engineer, you will be part of the DFT team focusing on validating DFT for manufacturing functional testing and delivering functional test content for the manufacturing of
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Overview We are seeking a Lead application Engineer to support and drive the adoption of
Job Details: Job Description: Develop and integrate iterative timing closure flows for advanced APR (Automated Place and Route) in EDA tools to achieve PPA convergence on new process nodes/PDKs. Drive team to utilize and improve AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Principal application Engineer – Digital Implementation & Physical Design Location: Malaysia Job Overview We are seeking
Job Details: Job Description: Passionate Pre-Silicon IP System Validation Intern who is motivated to work on cutting edge Soft IPs related to Client, Server and Custom ASIC solutions. The responsibility of Pre-Silicon IP System Validation intern will
Job Details: Job Description: The Role and Impact As an Ethernet Hardware Engineer you will design, debug, and verify Intels next generation of Ethernet products. The designs you help create will become products and serve as
Overview As a Microsoft Data Center Technician (DCT) Manager, you will lead a team of technicians, providing expert guidance on performing hardware deployments, diagnostics on equipment, and hardware decommissions. You will support technician performance, prioritizing technician
Overview As a Microsoft Data Center Technician (DCT) Manager, you will lead a team of technicians, providing expert guidance on performing hardware deployments, diagnostics on equipment, and hardware decommissions. You will support technician performance, prioritizing technician
Company Description Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and
Job Details: Job Description: The Role and Impact As an Analog Circuit Design Engineer, you will design, develop, and optimize cutting-edge analog and mixed-signal circuits in advanced process nodes for DDR IP. Your day-to-day responsibilities will
General Information Job Title Applications Engineering, Sr Engineer (RTL2GDS) Job ID 17645 Country Malaysia City Penang Date Posted 27-May-2026 Job Category Engineering Job Subcategory Applications Engineering Hire Type Employee Remote Eligible No Descriptions & Requirements Job
Company Description Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and
Job Details: Job Description: Join Intel as a Physical Design Engineer and play a pivotal role in shaping the future of custom IP and SoC designs. In this position, you will be instrumental in transforming designs